翻訳と辞書 Words near each other ・ Numerical range ・ Numerical Recipes ・ Numerical relativity ・ Numerical renormalization group ・ Numerical resistivity ・ Numerical response ・ Numerical semigroup ・ Numerical sight-singing ・ Numerical sign problem ・ Numerical solution of the convection–diffusion equation ・ Numerical stability ・ Numerical Stroop effect ・ Numerical taxonomy ・ Numerical tower ・ Numerical weather prediction ・ Numerical Wind Tunnel (Japan) ・ Numerically controlled oscillator ・ Numeris ・ Numerische Mathematik ・ Numerius (praenomen) ・ Numerius Fabius Ambustus ・ Numerius Negidius ・ Numerix ・ Numero ・ Numero 28 ・ Numero sign ・ Numerology ・ Numerology (Ismailism) ・ Numerology and the Church Fathers ・ Numeronym Dictionary Lists mini英和辞書 mini和英辞書 Webster 1913 Latin-English FOLDOC Wikipedia English ウィキペディア

翻訳と辞書　辞書検索 [ 開発暫定版 ] スポンサード リンク Numerical Wind Tunnel (Japan) ： ウィキペディア英語版 Numerical Wind Tunnel (Japan) Numerical Wind Tunnel (数値風洞) was an early implementation of the vector parallel architecture developed in a joint project between National Aerospace Laboratory of Japan and Fujitsu. It was the first supercomputer with a sustained performance of close to 100 Gflop/s for a wide range of fluid dynamics application programs. It stood out at the top of the TOP500 during 1993-1996. With 140 cores, the Numerical Wind Tunnel reached a Rmax〔''Rmax'' – The highest score measured using the LINPACK benchmark suite. This is the number that is used to rank the computers. Measured in quadrillions of floating point operations per second, i.e. petaflops.〕 of 124.0 GFlop/s and a Rpeak〔''Rpeak'' – This is the theoretical peak performance of the system. Measured in Pflops.〕 of 235.8 GFlop/s in November 1993.〔(【引用サイトリンク】url=http://www.top500.org/statistics/sublist/ )〕 It consisted of parallel connected 166 vector processors with a gate delay as low as 60 ps in the Ga-As chips. The resulting cycle time was 9.5 ns. The processor had four independent pipelines each capable of executing two Multiply-Add instructions in parallel resulting in a peak speed of 1.7 Gflop/s per processor. Each processor board was equipped with 256 Megabytes of central memory.〔(TOP500 Annual Report 1994. )〕 ==References== 抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』 ■ウィキペディアで「Numerical Wind Tunnel (Japan)」の詳細全文を読む スポンサード リンク 翻訳と辞書 : 翻訳のためのインターネットリソース Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.